EXHIBIT X

'156 Patent

Claim Limitation (Claim 7)	Exemplary Disclosure
[156a] A device comprising:	Hoefflinger's, Digital Logarithmic CMOS Multiplier For Very-High-Speed Signal Processing, discloses a device. See, e.g.:
	"The transistor count of a DIGILOG multiplier can be less than one quarter and the multiplication time can be less than one half in comparison with a Booth-Wallace multiplier." Hoefflinger, <i>Digital Logarithmic CMOS Multiplier For Very-High-Speed Signal Processing</i> at 16.7.1.
	"The microphotograph in figure 10 shows an experimental 8x8 bit multiplier with 10 bit logarithmic representation and a 16 bit output. It has been mapped on a two-micron semicustom GATE FOREST [5]. Its implementation required 800 transistors, and the multiplication time is 8 typical gate delays of the two micron CMOS process." Hoefflinger, <i>Digital Logarithmic CMOS Multiplier For Very-High-Speed Signal Processing</i> at 16.7.3.
	Figure 10: Microphoto of semicustom test chip

Claim Limitation (Claim 7)	Exemplary Disclosure
[156b] at least one first low	Hoefflinger discloses at least one first low precision high dynamic range (LPHDR) execution unit
precision high dynamic range	adapted to execute a first operation on a first input signal representing a first numerical value to
(LPHDR) execution unit adapted to	produce a first output signal representing a second numerical value. See, e.g.:
execute a first operation on a first	
input signal representing a first	"This process of logarithmic coding and decoding can be achieved with just two gate delays: One
numerical value to produce a first	for obtaining the segments, a second one to obtain the outputs from the switch matrix." Hoefflinger,
output signal representing a second	Digital Logarithmic CMOS Multiplier For Very-High-Speed Signal Processing at 16.7.2.
numerical value,	
	"Logarithmic compression is used to handle signals with a wide dynamic range. PCM speech coding is the best example for this technique. The relative accuracy or, in other words, the maximum signal-to-noise ratio can be significantly less than the dynamic range. The latter is whereas the relative accuracy can be <8 bit equivalent to more than 12 bit." Hoefflinger, <i>Digital Logarithmic CMOS Multiplier For Very-High-Speed Signal Processing</i> at 16.7.2
	"The segment signals are fed to the gates of the switch matrix shown in figure 5. The original bits a; are the inputs to this switch matrix and the outputs 12, 11 and 10 are obtained by passing through just one path transistor." Hoefflinger, <i>Digital Logarithmic CMOS Multiplier For Very-High-Speed Signal Processing</i> at 16.7.2.

Claim Limitation (Claim 7)	Exemplary Disclosure
	segments inputs \$1, \$2, \$3, a0
[156c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first	Hoefflinger discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from $1/1,000,000$ through $1,000,000$ and for at least $X=5\%$ of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least $X\%$ of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least $Y=0.05\%$ from the result of an exact mathematical

Claim Limitation (Claim 7) Exemplary Disclosure operation, the statistical mean, over calculation of the first operation on the numerical values of that same input. See, e.g.: repeated execution of the first operation on each specific input "Logarithmic compression is used to handle signals with a wide dynamic range. PCM speech coding from the at least X% of the possible is the best example for this technique. The relative accuracy or, in other words, the maximum signalvalid inputs to the first operation, of to-noise ratio can be significantly less than the dynamic range. The latter is whereas the relative accuracy can be <8 bit equivalent to more than 12 bit." Hoefflinger, Digital Logarithmic CMOS the numerical values represented by the first output signal of the Multiplier For Very-High-Speed Signal Processing at 16.7.2 LPHDR unit executing the first operation on that input differs by at "[T]he logarithm of an originally 8 bit long word. In other words, dynamic range equivalent to 8 bits least Y=0.05% from the result of an is compressed to a 6 bit logarithmic representation. The price for this is that the relative accuracy is exact mathematical calculation of not greater than 4 bit or 6 %. Nevertheless, for the lower half of the dynamic range on the the first operation on the numerical logarithmic scale, the accuracy tracks that of the original representation. The diagram of figure 9 shows these properties of logarithmic compression." Hoefflinger, Digital Logarithmic CMOS values of that same input; and Multiplier For Very-High-Speed Signal Processing at 16.7.2 Bit 8 8 bit word 4 6 bit log word 7 bit log product 12 16 Bit Figure 9: Relative accuracy vs. signal level

Claim Limitation (Claim 7)	Exemplary Disclosure
	"An abbreviated truth table of an 8x8 bit logarithmic multiplier is shown in figure 8. A
	multiplication result will be in one of 16 segments at one of 16 levels within that segment. A 4 bit
	relative accuracy is obtained for the result in our example. This accuracy is maintained over the
	upper dynamic range of 12 bit for a total dynamic range of 16 bit. A 7 bit logarithmic representation is readily expanded to cover a 16 bit dynamic range. This interesting property of Hoefflinger,
	Digital Logarithmic multiplication is also illustrated in figure 9, which shows the relative accuracy
	in bits as a function of the signal level in bits." Hoefflinger, Digital Logarithmic CMOS Multiplier
	For Very-High-Speed Signal Processing at 16.7.2.
	Bit
	8 [
	7
	8"8 Bit product
	8 bit word
	6 bit log word
	3
	7 bit log product
	0 4 8 12 16 Bit
	0 4 6 12 16 Bit
	Figure 9: Relative accuracy vs. signal level
	Text = 100°
	See also John N. Mitchell, Jr, Computer Multiplication and Division Using Binary Logarithms, IRE
	Transactions On Electronic Computers, 512-17 (Aug. 1962) (detailing error analysis for
	multiplication operations with LNS formats).

Exemplary Disclosure
Hoefflinger discloses at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit. <i>See, e.g.</i> :
"This process of logarithmic coding and decoding can be achieved with just two gate delays: One for obtaining the segments, a second one to obtain the outputs from the switch matrix." Hoefflinger, Digital Logarithmic CMOS Multiplier For Very-High-Speed Signal Processing at 16.7.2.
To the extent that Singular contends that Hoefflinger does not itself identify a controller, notwithstanding this disclosure, a controller would have been obvious based on Hoefflinger alone or in combination with other disclosed prior art, including without limitation Lee, Belanovic, GRAPE-3, and Cray T3d, for the reasons explained in the Responsive Contentions.
To the extent that Singular contends that Hoefflinger does not itself identify one of the disclosed computing devices, notwithstanding this disclosure, use of said computing device would have been obvious based on Hoefflinger alone or in combination with other disclosed prior art, including without limitation Lee, Belanovic, GRAPE-3, and Cray T3d, for the reasons explained in the Responsive Contentions.
Hoefflinger discloses the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide. <i>See, e.g.</i> : "There is an increasing interest in real-time signal processing in systolic arrays, in neural network implementations and in mathematical operations to put many, possibly hundreds, of multipliers on a single application-specific chip" Hoefflinger, <i>Digital Logarithmic CMOS Multiplier For Very-High-Speed Signal Processing</i> at 16.7.1.

'273 Patent

Claim Limitation (Claim 53)	Exemplary Disclosure
[273a] A device:	Hoefflinger discloses a device. See [156a].
[273b] comprising at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value, [273c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X % of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input;	Hoefflinger discloses at least one first low precision high dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. See [156b]. Hoefflinger discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. See [156c]; see also Appendix to Responsive Contentions (detailing error rates associated with different input formats).
[273d] wherein the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide.	Hoefflinger discloses the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide. <i>See</i> [156f].

'961 Patent

Claim Limitation (Claim 4)	Exemplary Disclosure	
[961a] A device comprising:	Hoefflinger's, Digital Logarithmic CMOS Multiplier For Very-High-Speed Signal Processing, discloses a device. See [156a].	
[961b] at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,	Hoefflinger discloses at least one first low precision high dynamic range (LPHDR) execution unit adapted to execute a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See</i> [156b].	
[961c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input; and	Hoefflinger discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. See [156c]; see also Appendix to Responsive Contentions (detailing error rates associated with different input formats).	
[961d] at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit.	Hoefflinger discloses at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit. <i>See</i> [156d].	

Claim Limitation (Claim 13)	Exemplary Disclosure
[961e] A device comprising:	Hoefflinger discloses a device. See [961a]
[961f] a plurality of components	Hoefflinger discloses a plurality of components. See [961b] + [961d].
comprising:	
[961g] at least one first low precision	Hoefflinger discloses at least one first low precision high-dynamic range (LPHDR)
high-dynamic range (LPHDR) execution	execution unit adapted to execute a first operation on a first input signal representing a
unit adapted to execute a first operation	first numerical value to produce a first output signal representing a second numerical
on a first input signal representing a first	value. See [961b].
numerical value to produce a first output	
signal representing a second numerical	
value,	YY 001 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
[961h] wherein the dynamic range of the	Hoefflinger discloses the dynamic range of the possible valid inputs to the first operation
possible valid inputs to the first operation	is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the
is at least as wide as from 1/1,000,000	possible valid inputs to the first operation, the statistical mean, over repeated execution
through 1,000,000 and for at least	of the first operation on each specific input from the at least X% of the possible valid
X=10% of the possible valid inputs to the	inputs to the first operation, of the numerical values represented by the first output signal
first operation, the statistical mean, over repeated execution of the first operation	of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the
on each specific input from the at least	numerical values of that same input. See [156c]; see also Appendix to Responsive
X% of the possible valid inputs to the	Contentions (detailing error rates associated with different input formats).
first operation, of the numerical values	Contentions (detaining error rates associated with different input formats).
represented by the first output signal of	
the LPHDR unit executing the first	
operation on that input differs by at least	
Y=0.2% from the result of an exact	
mathematical calculation of the first	
operation on the numerical values of that	
same input.	